# CSO-Recitation 14 CSCI-UA 0201-007 

R14: Assessment 13 \& ALU \& RegFile \& Pipeline

## Today's Topics

- Assessment 13
- Review pipelined CPU


## Assessment 13

Q1 Single-cycle CPU

## Q1 FSM

In the lecture example on "electronic eyes" (see slide 28 of https://nyu-cso.github.io/notes/arch-seg.pdf). The desired pattern of lights to be lit up is: left, middle, right, middle, left, middle, right ... What is the minimum number of distinct state values needed for a FSM to implement this electronic eyes device?


## Q2 single-cycle CPU

- Q2.1 Data path

- Suppose the RISC-V instruction being executed is add $\times 6, x 7, x 8$, where x 6 is the destination register, and $\mathrm{x} 7 / \mathrm{x} 8$ are the 1 st/2nd source register operand, respectively.
- What are the values corresponding to Instruction[11-7] that are fed into the "write register" pins of the RegisterFile?
- 00110
- Write register $\rightarrow$ register code
- The code of register $x i$ is $i$.
- For example, the code of $x 5$ is $(00101)_{2}$,
- x6: $(00110)_{2}$
- Note: use 5 bits since we have 32 registers


## Q2.2 Control path

- There are 3 Mux in the Figure whose selectors are to be set by the control logic, located at the top-right, bottom-middle, and bottom-right.
- Which of the following instructions' execution cause the top-right Mux's selector to be set to 1?
A. $\quad$ add $x 6, x 7, x 8 / / x 6=x 7+x 8$
B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq $x 6, x 7,100$, regardless of whether $x 6$ and $x 7$ have the same value.
D. Id $x 5,40(x 6) / /$ load a doubleword (8-byte)
from Memory[x6+40]Memory[x6+40] to register x5
E. addi $x 6, x 7,200 / / x 6=x 7+200$
F. sd $x 5,40(x 6) / /$ store a doubleword (8-byte) from register x5 to Memory[x6+40]Memory[x6+40]


## Q2.2 Control path

beq x5, x6, 100
If ( $x 5==x 6$ ) goto $P C+2 * 100$
Control which how to compute next PC (SB-type instruction)


## Q2.2 Control path

- There are 3 Mux in the Figure whose selectors are to be set by the control logic, located at the top-right, bottom-middle, and bottom-right.
- Which of the following instructions' execution cause the top-right Mux's selector to be set to 1?
A. $\quad$ add $x 6, x 7, x 8 / / x 6=x 7+x 8$
B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq $x 6, x 7,100$, regardless of whether $x 6$ and $x 7$ have the same value.
D. Id $x 5,40(x 6) / /$ load a doubleword (8-byte)
from Memory[x6+40]Memory[x6+40] to register x5
E. addi $x 6, x 7,200 / / x 6=x 7+200$
F. sd $x 5,40(x 6) / /$ store a doubleword (8-byte) from register x5 to Memory[x6+40]Memory[x6+40]


## Q2.3 Control path

- Continuing from Q2.2, which of the following instructions cause the value for the bottom-middle Mux's selector (aka ALUSrc) to be set to 1?
A. add $x 6, x 7, x 8$
B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq $x 6, x 7,100$, regardless of whether $x 6$ and $x 7$ have the same value.
D. Id $\times 5,40(x 6)$
E. addi $\times 6, x 7,200$
F. $s d \times 5,40(x 6)$


## Q2.3 Control path



- Control ALU input
- 1 -> select Imm
- 0 -> select read data 2 (i.e. register)


## Q2.3 Control path

- Continuing from Q2.2, which of the following instructions cause the value for the bottom-middle Mux's selector (aka ALUSrc) to be set to 1?
A. add $x 6, x 7, x 8$
B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq ${ }_{x 6+40(i m m)}$ regardless of whether $x 6$ and $x 7$ have the same value
D. Id $\times 5,40(x 6)$
E. addi $x 6, x 7,200$
F. $s d \times 5,40(x 6)$


## Q2.3 Control path


sd x5, 40(x6)

## Q2.5 Control path

- Which of the following instructions cause the value of the RegWrite input to the RegisterFile to be set?
A. add $x 6, x 7, x 8$
B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq $x 6, x 7,100$, regardless of whether $x 6$ and $x 7$ have the same value.
D. $\operatorname{ld} \times 5,40(x 6)$
E. addi $x 6, x 7,200$
F. $s d x 5,40(x 6)$


## Q2.5 Control path



- Set when we want to store a value into a register


## Q2.5 Control path

- Which of the following instructions cause the value of the RegWrite input to the RegisterFile to be set?
A. add $x 6, x 7, x 8$

| add $x 5, \mathrm{x} 6, \mathrm{x} 7$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| funct7 | rs2 | rs1 | funct3 | rd | opcode |  |  |

B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq $x 6, x 7,100$, regardless of whether $x 6$ and $x 7$ have the same value.
D. Id x5, 40(x6)
E. addi $x 6, x 7,200$

F. $s d x 5,40(x 6)$

## Q2.5 Control path



- Set when we want to store a value into a register
- With what data?


## Q2.4 Control path



- Set when we want to store a value into a register
- With what data?


## Q2.4 Control path



- Control what to write
back to the register
- 1 -> select read data
- Id x5, 40(x6)
- $x 5=$ Mem[x6+40]
- 0 -> select ALU result
- add $\mathrm{x} 6, \mathrm{x} 7, \times 8$
- $x 6=x 7+x 8$


## Q2.4 Control path

- Continuing from Q2.3, which of the following instructions cause the value for the bottom-right Mux's selector (aka MemToReg) to be set to 1 ?
A. add $x 6, x 7, x 8$
B. beq $x 6, x 7,100$, if $x 6$ and $x 7$ have the same value.
C. beq $x 6, x 7,100$, regardless of whether $x 6$ and $x 7$ have the same value.
D. Id $\times 5,40(x 6)$
E. addi $x 6, x 7,200$
F. $s d x 5,40(x 6)$

Pipeline
Design \& Hazards

## RISC-V Pipeline

- Pipeline increases throughput by overlapping execution of multiple instructions
- We split the instruction memory from the data memory
- Otherwise reading data would delay reading an instruction
- There are 5 stages in the RISC-V pipeline



## Pipeline latency and throughput

- Latency=max(stage time) * (\#stages - 1) + last_stage_time
- e.g., stage times is
- IF: 200ps; $1^{\text {st }}$ Reg: 100ps; ALU: 200ps; Data access: 200ps; 2nd Reg: 100ps;
- $\max ($ stage time) $=200 \mathrm{ps}=$ clock cycle
- latency=200ps*4+100=900ps
- Throughput=1/max(stage time)=clock rate
- e.g., 1/200ps



## Assessment 13

Q2\&3 Pipelined CPU

## Q3 Pipelining performance

- clock rate=throughtput=1/max stage time
- old: 1/200
- new: 1/400
- old $2 x$ faster

|  | IF | ID | EX | MEM | WB | max |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| old | 200 | 100 | 200 | 200 | 100 | 200 |
| new |  |  | 400 |  |  | 400 |

## Q3 Pipelining performance

- Suppose the 5 stage pipeline has the following latency for each pipeline stage, 200ps (Instruction fetch aka IF), 100ps (Register read aka ID), 200ps (ALU operation aka EX), 200ps (Data access aka MEM), 100ps (Register write aka WB).
- Suppose we build a new CPU by adding the multiplication function to ALU, which causes the ALU latency to increase from 200ps to 400ps. Which of the following statements are true?
A. The new CPU has twice the instruction throughput of the original one.
B. The old CPU has twice the instruction throughput as fast as the new one.
C. The ALU latency increase would cause the new CPU to run at a slower clock rate than the old CPU.
D. The ALU latency increase would cause the new CPU to run at a faster clock rate than the old CPU.


## Q4 Pipelining performance

- Suppose we change the RISC-V ISA to restrict load/store instructions to use a base register only (without an immediate offset/displacement). Thus, load/store instructions no longer need to use the ALU to compute addresses. As a result, we can change the CPU to overlap the data access (aka MEM) and ALU operation (aka EX) into one stage, resulting in a 4-stage pipeline. Note that in the merged MEM-EX stage, an instruction either performs data access or ALU operation, but not both. Hence the merged stage still takes 200ps, same as the latency of either MEM or EX in Q2.

Q4


## Q4.1 Clock speed

|  | IF | ID | EX | MEM | WB | max |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| old | 200 | 100 | 200 | 200 | 100 | 200 |
| new |  | 200 |  |  |  |  |

clock cycle (=max) remains unchanged

- How does the new 4 -stage design affect the clock speed?
A. Clock for 4 -stage pipelined CPU must run faster than that in the 5stage pipelined CPU.
B. Clock for 4-stage pipelined CPU must run slower than that in the 5stage pipelined CPU.
C. Clock for 4-stage pipelined CPU can run at the same speed as that of the 5 -stage pipelined CPU.


## Q4.2 Instruction latency

- How does the new 4 -stage design affect the instruction latency?
A. instruction latency (e.g. for load) for 4-stage pipelined CPU is lower than that in the 5 -stage pipelined CPU.
B. instruction latency (e.g. for load) for 4-stage pipelined CPU is higher than that in the 5 -stage pipelined CPU.
C. instruction latency (e.g. for load) for 4-stage pipelined CPU is the same as that in the 5 -stage pipelined CPU.
- Instruction latency:
- 5 -stage: 400 ps* $4+100$
- 4-stage:
- 200ps*3+100


## Pipeline hazard

No dependency => parallelis However, not always

Pipeline: parallelly execute t true => hazard.

- For a specific instruction, age aepenas on the previous stage.
- But we can utilize the independency across instructions
- We can execute the next instruction without waiting for the finish of the previous instruction => pipeline


## Pipeline hazard

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } x 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\text { add } x 4, \times 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```

add $\times 5, \mathrm{x} 6, \mathrm{x} 7$

add $\mathrm{x} 4, \mathrm{x} 5, \mathrm{x} 6$


MEM
wB

## Pipeline hazard

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } x 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\text { add } x 4, \times 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```

add $\times 5, x 6, x 7$

add $\mathrm{x} 4, \mathrm{x} 5, \mathrm{x} 6$ $\square$


| MEM | WB |
| :--- | :--- |

## Pipeline hazard

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } \times 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\text { add } x 4, \times 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```



## Pipeline hazard

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } \times 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\text { add } x 4, \times 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```



## Pipeline hazard

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } \times 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\text { add } x 4, \times 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```



## Pipeline hazard

- Structure Hazard
- Caused by limited hardware resources.
- Solution: add resources (e.g., separating inst. and data mem)
- Data Hazard
- Control Hazard


Caused by the dependency between instructions: The execution of i2 depends on some output of i1. => wouldn't happen in sequential model, because i2 is executed after finishing i1 and thus i2 can always see the output of i1.

## Pipeline hazard

- Structure Hazard
- Caused by limited hardware resources.
- Solution: add resources (e.g., separating inst
i2 must wait for the finish of i1? Can we get the output sooner and thus doesn't affect the execution of 12 ?
- Data Hazard
- Control Hazard Caused by the dependency betv. The execution of i2 depends on some output of i1. => wouldn't happen in sequential model, because i2 is executed after finishing i1 and thus i2 can always see the output of i1.


## Forwarding

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } x 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\operatorname{add} \times 4, x 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```

add $x 5, x 6, x 7$
add $\mathrm{x} 4, \mathrm{x} 5, \mathrm{x} 6$


MEM
WB

## Forwarding

$\mathrm{x} 5=0, \mathrm{x} 6=1, \mathrm{x} 7=1$
add $\mathrm{x} 5, \mathrm{x} 6, \mathrm{x} 7(\mathrm{x} 5=\mathrm{x} 6+\mathrm{x} 7)$
add $\mathrm{x} 4, \mathrm{x} 5, \mathrm{x} 6(\mathrm{x} 4=\mathrm{x} 5+\mathrm{x} 6)$
$x 4$ should be 3


## Forwarding

```
\[
x 5=0, x 6=1, x 7=1
\]
\[
\text { add } x 5, x 6, x 7(x 5=x 6+x 7)
\]
\[
\text { add } x 4, x 5, x 6(x 4=x 5+x 6)
\]
\[
\text { x4 should be } 3
\]
```

add $\times 5, x 6, x 7$

add $\mathrm{x} 4, \mathrm{x} 5, \mathrm{x} 6$


## Forwarding

- The input of some stage s2 in i2 depends on the output of some stage s1 in i1:
- E.g. i2's input of EX stage depends on the i1's output of EX stage
- Trying to forward i1's output of s1 to i2's s2.
- But this doesn't work all the time.
- Need to delay i2's s2 until i1 has the output.
- How? By adding bubble (nop instruction)

Sometimes i1 cannot have the output at the time when i2 needs it (e.g., i2's input of EX depends on i1's output of MEM)

## Bubble

```
x5 = 0, x6 = 1, mem[101] = 1
i1: Id x5, x6(100) (x5 = mem[x6 + 100])
i2: add x4, x5, x6 (x4 = x5 + x6)
x4 should be 2
```

i1: Id $x 5, x 6(100)$


WB

## Bubble



## Bubble

$x 5=0, x 6=1, \operatorname{mem}[101]=1$
i1: Id $\times 5, \times 6$ (100) $(x 5=\operatorname{mem}[x 6+100])$
i2: add $\mathrm{x} 4, \mathrm{x5}, \mathrm{x} 6(\mathrm{x} 4=\mathrm{x} 5+\mathrm{x} 6)$
$x 4$ should be 2
i1: $\operatorname{ld} \times 5, x 6(100) \quad$ IF
i2: add $\times 4, \times 5, \times 6$
IF

However, when i2 starts EX stage, i1 just starts its MEM stage!
=> We do not have the correct input yet!

input of i2's EX stage
depends on the output of
i1's MEM stage

## Bubble

$\mathrm{x} 5=0, \mathrm{x} 6=1$, mem[101] = 1
i1: Id $\times 5, \times 6(100)(x 5=\operatorname{mem}[x 6+100])$
i2: add $\mathrm{x} 4, \mathrm{x5}, \mathrm{x} 6(\mathrm{x} 4=\mathrm{x} 5+\mathrm{x} 6)$
$x 4$ should be 2

How many bubbles?
How many cycles it needs for i1 to prepare the output before i2 uses it.


## Bubble



## Bubble

```
x5 = 0, x6 = 1, mem[101] = 1
i1: Id x5, x6(100) (x5 = mem[x6 + 100])
i2: add x4, x5, x6 (x4 = x5 + x6)
x4 should be 2
```

How many bubbles?
How many cycles it needs for i1 to prepare the output before i2 uses it.


## Bubble

```
x5 = 0, x6 = 1, mem[101] = 1
i1: Id x5, x6(100) (x5 = mem[x6 + 100])
i2: add x4, x5, x6 (x4 = x5 + x6)
x4 should be 2
```

How many bubbles?
How many cycles it needs for i1 to prepare the output before i2 uses it.


## Q4.3 Instruction throughput

- How does the new 4-stage design affect the instruction throughput?
A. instruction throughput for 4-stage pipelined CPU is lower than that in the 5stage pipelined CPU, under ideal (no hazard) scenarios.
B. instruction throughput for 4-stage pipelined CPU is higher than that in the 5stage pipelined CPU, under ideal (no hazard) scenarios.
C. instruction throughput for 4-stage pipelined CPU is the same as that in the 5stage pipelined CPU, under ideal ('no hazard) scenarios. throughput is still 1/200ps
D. 4-stage pipelined CPU tends to have fewer hazards than 5-stage pipelined CPU.
E. 4-stage pipelined CPU tends to have more hazards than 5 -stage pipelined CPU.
F. 4-stage pipelined CPU has the same amount of hazards as 5-stage pipelined CPU.


## Q4.3 Instruction throughput

- More stages, tend to have more hazards
- E.g. sequential model: 1 stage, no hazards
-Why?
- Suppose i2 depends on the output of i1
- Intuitively, with more stages, there are more cases that i1 is still in process when i2 needs the input, and causes a hazard.


## Q4.3 Instruction throughput

i1: add $\mathrm{x} 5, \mathrm{x} 6, \mathrm{x} 7$
Nop
i2: add $\times 4, \times 5, \times 6$

i2: add $\mathrm{x} 4, \times 5, \mathrm{x} 6$


## Q4.3 Instruction throughput

> i1: add x5, x6, x7

Nop
i2: add $\times 4, \times 5, \times 6$

i2: add $\times 4, \times 5, \times 6$


## Control hazard

assume $\times 5=0 \times 6=0$
beq $\times 5, \times 6,100$
add x1, x2, x3

Should jump to here: add $\times 7, x 8, x 9$
How many bubbles?
Note: jump
instruction can decide the address of the next instruction in MEM stage


## Control hazard

assume $\times 5=0 \times 6=0$
i1: beq $\times 5, \times 6,100$
add x1, x2, x3
...
Should jump to here:
i2: add $\times 7, \times 8, \times 9$
How many bubbles?

| Q2: How many cycles does i1 <br> need to finish that stage before <br> i2 needs it? | How many bubbles? <br> How many cycles it needs |
| :---: | :---: |
|  | for i1 to prepare the output |
|  | before next instruction uses it. |

i1: beq $\times 5, \times 6,100$
IF

i2: add $\mathrm{x} 7, \mathrm{x} 8, \mathrm{x} 9$ IF
ID
$\square$ MEM
w

## Control hazard

assume $\times 5=0 \times 6=0$
i1: beq $\times 5, \times 6,100$
add x1, x2, x3
How many bubbles? How many cycles it needs
for i1 to prepare the output
before next instruction uses it.
Should jump to here:
i2: add $\times 7, \times 8, \times 9$
How many bubbles?
Q1: what (the output of which stage of i1) does i2 need to correctly execute?
i1: beq $\times 5, \times 6,100$ $\square$
i2: add $\mathrm{x} 7, \times 8, \times 9$


## Control hazard

assume $\times 5=0 \times 6=0$
i1: beq $\times 5, \times 6,100$
add x1, x2, x3
...
Should jump to here:
i2: add $\times 7, \times 8, \times 9$
How many bubbles?

i1: beq $\times 5, \times 6,100$

## IF



## Control hazard

assume $\times 5=0 \times 6=0$
i1: beq $\times 5, \times 6,100$
add x1, x2, x3
...
Should jump to here:
i2: add $\times 7, \times 8, \times 9$
How many bubbles?

i1: beq $\times 5, \times 6,100$

## IF



## Control hazard

assume $\times 5=0 \times 6=0$
i1: beq x5, x6, 100
add x1, x2, x3

| Q2: How many cycles does i1 <br> need to finish that stage before <br> i2 needs it? | How many bubbles? |
| :---: | :---: |
| How many cycles it needs |  |
|  | for i1 to prepare the output |
|  | before next instruction uses it. |

Should jump to here:
i2: add x7, x8, x9
How many bubbles?
i1: beq x5, x6, 100
IF


## Control hazard

assume $\times 5=0 \times 6=0$
i1: beq $\times 5, \times 6,100$
add x1, x2, x3
...
Should jump to here:
i2: add $\times 7, \times 8, \times 9$
How many bubbles?
i1: beq $\times 5, \times 6,100$
IF


## Control hazard

i1: beq $\times 5, \times 6,100$

bubble

Q2: How many cycles does i1
need to finish that stage before
i2 needs it?

How many bubbles? How many cycles it needs for i1 to prepare the output i1 has just fore next instruction uses it. finished
MEM

bubble

> i2: add x7, x8, x9


## Control hazard

i1: beq $\times 5, \times 6,100$

bubble


| Q2: How many cycles does i1 <br> need to finish that stage before <br> i2 needs it? | How many bubbles? <br> How many cycles it needs |
| :---: | :---: |
| for i1 to prepare the output |  |
| fore next instruction uses it. |  |

i1 has just
finished

bubble


## Common question for lab5

- Incomplete problem: Some circuits will be tested together
- try to finish all circuits in one exercise, and check again
- When implementing
- Don't change the contents above the dash line, and
- use Tunnels (not pins) as inputs and outputs
- Building sub-circuits/sub-components and use Tunnels will help a lot
- especially for complex implementation, i.e. bonus exercise: Logical Shift Right


## Congrats to all

- Great job!
- Thanks for attending and supporting!
- Good luck to all your final works~


